WALLACE ET AL.

Serial No. 10/764,770 Filed: JANUARY 26, 2004

IN THE CLAIMS:

1. (cancelled)

2. (currently amended) The method according to claim 1, For use with an electronic signal processing apparatus containing a security key memory which stores a security key that enables a user to operate said electronic signal processing apparatus, a method of preventing access to said security key in the event of a compromise in the integrity of a housing for said security key memory, said method comprising the steps of:

- (a) monitoring the integrity of said housing; and
- (b) in response to step (a) detecting said compromise in the integrity of said housing, changing the contents of said security key memory so as to effectively remove said security key from said security key memory, wherein

step (a) comprises storing, in a single-bit storage device, a single bit representative of a prescribed power supply state of said security key memory, and changing the bit state of said single-bit storage device in response to said compromise in the integrity of said housing for said memory.

3. (currently amended) The method according to claim [[1]]2, wherein step (b) comprises in response to step (a) detecting a change in the bit state of said single-bit storage device, changing the contents of said security key memory so as to effectively remove said security key from said security key memory.

WALLACE ET AL.

Serial No. 10/764,770 Filed: JANUARY 26, 2004

- 4. (currently amended) The method according to claim [[1]]2, wherein step (a) comprises coupling a switch, having a closure state dependent upon the integrity of said housing, to said single-bit storage device, and in response to said compromise in the integrity of said housing, operating said switch, so as to change the bit state of said single-bit storage device.
- 5. (original) For use with an electronic signal processing apparatus containing a security key memory in which is stored a security key that enables a user to operate said electronic signal processing apparatus, an arrangement for preventing access to said security key in the event of a compromise in the integrity of a housing for said security key memory, comprising:
- a single-bit storage device which is coupled to store a single bit representative of a prescribed power supply state of said security key memory;
- a switch, which is coupled to said single-bit storage device, and is operative to change the bit state thereof in response to said compromise in the integrity of said housing for said memory; and
- a control circuit, which is operative, in response to said change in the bit state of said single-bit storage device, to change the contents of said security key memory so as to effectively remove said security key from said security key memory.

6. (cancelled)

WALLACE ET AL.

Serial No. 10/764,770 Filed: JANUARY 26, 2004

7. (currently amended) The arrangement according to claim 6,—In an electronic signal processing apparatus containing a security key memory, which stores a security key that enables a user to operate said electronic signal processing apparatus, an arrangement for preventing access to said security key in the event of a compromise in the integrity of a housing for said security key memory, said arrangement comprising:

an intrusion detection circuit that is adapted to monitor the integrity of said housing; and

a memory contents modification circuit that is operative, in response to said intrusion detection circuit detecting a compromise in the integrity of said housing, to modify the contents of said security key memory and thereby effectively remove said security key from said security key memory, wherein

said intrusion detection circuit includes a single-bit storage device that is operative to store a single bit representative of a prescribed power supply state of said security key memory, and a switch that is operative to change the bit state of said single-bit storage device in response to said compromise in the integrity of said housing for said memory.

8. (original) The arrangement according to claim 7, wherein said memory contents modification circuit is operative, in response to a change in the bit state of said single-bit storage device, to change the contents of said security key memory so as to effectively remove said security key from said security key memory.

WALLACE ET AL.

Serial No. 10/764,770
Filed: JANUARY 26, 2004

9. (original) The arrangement according to claim 8, wherein said switch has a closure state dependent upon the integrity of said housing.